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SUMMARY
This is the final report under Contract N AS-3-20823, "A Study Program to
Improve the Open-Circuit Voltage of Low-Resistivity, Single Crystal Silicon Solar Cells",
performed for NASA Lewis Research Center as a part of LeRC's effort to achieve 18%
(AM 0-25oC) efficient cells. The objective of the program was to fabricate
high-efficiency, low-resistivity solar cells by ion implantation and state-of-the-art
annealing methods. The open-circuit voltage goal was 0.70V, and cells with voltages as
high as 645 mV (AM 0-25oC) were produced.
The development effort was based oil implantation as a processing method to
introduce spectroscopically pure dopants into the silicon material in a controlled
manner. Phosphorus, arsenic, and combinations of phosphorus and arsenic ions were
implanted according to a parametric junction layer optimization. Both furnace annealing
and pulsed electron beam annealing were investigated as a means to remove the lattice
damage caused by low-energy ion implantation. A wide range of implant parameters and
annealing process parameters were investigated in this effort to improve open-circuit
voltage above the existing state-of-the-art values. The best electrical performance
results were attained using furnace annealing.
Eighty solar cells were fabricated and delivered to NASA using both (111) and
(100) float-zone silicon substrates. The cells were ion implanted and processed with and
without SiO 2 surface passivation to determine the effects of dopant concentration.
Measurements of AMO cell performance showed that higher open-circuit voltage and
higher fill factors are attained with increasing junction doping concentration. The best
cells processed under this contract had open-circuit voltages of 645 mV, short-circuit
currents of 140 mA (35 mA/em 2), and fill factors of 0.78. 	 d
xi
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1
I
SECTION 1
IN TRODU CTIO N
This program to improve the open-circuit voltage of low-resistivity silicon solar
cells was initiated as a part of N ASA-LeRC's overall objectives to increase silicon solar
cell efficiency to 18% under AMO conditions. Recent NASA-LeRC workshops(1)
 on
high-efficiency solar cells for spacecraft application have concluded that 18% efficient
t	 silicon cells are possible if the following parameters are attained simultaneously:
Isc	 - 180 mA (45 mA/cm 2)
Voc - 0.70V
F. F. - 0.80
The only cell performance parameter not yet realized for existing cell structures is
open-circuit voltage. The goal of this contract was improvement of V oc from
0. r-00-0.605V, typical of cells manufactured by any process, to 0.70V by utilizing ion
implantation for junction introduction.
A number of physical mechanisms have been proposed to model open--circuit
voltage limitations of silicon solar cells. (2,3,4) The device structure included in these
models is either n +pp + (or p+nn +) with back surface fields (BSF's) or simple n + p (or p+n)
devices. Many of these models contain analysis which indicate that dopant profile,
dopant concentration, and recombination-generation rates in the emitter layer are
critical factors.
Also, calculations of device performance by Dunbar and Ha iser (5)
 have shown the
importance of reducing surface recombination velocity for obtaining high open-circuit
voltage cells.
Therefore, emphasis for both process development and device development was
placed on low-resistivity silicon material because recent models have predicted that
0.1-ohm-cm silicon has the potential for the required 0.70V open-circuit voltage if
bandgap narrowing effects are minimized. Ion implantation was selected as a processing
tool because junction dopant profiles as well as peak dopant concentration can be
independently varied over a wide range, thereby custom tailoring the emitter layer.
1-1
Initial device structures were fabricat ,;,t to assess the effects of dopant
concentration and dopant profile on open-circuit voltage. Concurrent efforts were also
directed at optimization of both pulsed electron beam annealing and furnace annealing,
` since all annealing mechanisms are dependent on implant dose levels. Subsequent efforts
were then directed at reduction of surface recombination. Finally, the processing
procedures developed during assessment phase of this effort were applied to fabrication
of solar cells utilizing the best features of the parameter assessment.
r	 1-2
SECTION 2
TECHNICAL DISCUSSION
2.1 BACKGROUND
Ion implantation is a processing tool which has been available for approximately
10 years to the semiconductor industry. The technique allows the device designer precise
control of ion species, ion energy, dopant concentration, and dopant profile when
properly utilized. Recently (5) the processing method has been applied to the
requirements of high-efficiency solar cells with considerable success, and higher
througnput, production machines are now becoming available. Typical machine
performance is 200-300 wafers per hour for solar cell implant parameters. These rates
are compatible with most of the other semiconductor process equipment now in use.
The basic objective of this contract was to apply state -of -the-urt ion implantation
processing, implant equipment, and suitable annealing procedures to high-efficiency solar
cell fabrication.
2.1.1 Ion Implantation Facilities
The general requirements for utilization of ion implantation for p-n junction
formation include a mass resolution of better than 1 amu, ion energy within a range of
25 -200 keV, and the ability to transport wafers in and out of the vacuum chamber.
Solar cell implants require implant parameters that are somewhat different from
other semiconductor devices. First, lower ion energy is desirable to maintain shallow
junctions and adequate blue response. To date, the best solar cells have been processed
with ion energies of 5 -10 keV. Second, higher implant doses are required for solar cells
than for most integrated circuit technology to allow reasonably low sheet resistance for
the large-area diodes.
The specific machine requirements of this effort included the ability to employ
multiple implant parameters, assessment of implantation into wafers at 77 0K, and
implantation of ions at very large angles of incidence. Each of these modifications to
standard practice was evaluated for tailored junction solar cells.
Figure 2-1 shows a photograph of the Extrion Model 200-20A ion implanter that
was used for the junction studies under this contract. The machine has a deceleration
option for operation within the 5- to 25-keV range. The major components of the
medium current ion implanter are shown in Figure 2-2. Figure 2-3 shows a photograph of
i
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FIGURE 2-1. SPIRE R&D [ON IMPLANTER - EXTRION MODEL 200-20A
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it nx•difioetion made to this Intwhine which rtllows intplantrttion tit room temperature or
M77"1 1% (molinl^ by liquid nitrogen) vVith the ion bean) eierectt'd nt :uly :utgie to the wafer
surfrtee. The standard end station for the Extrion 200-20A employs ont; :tbirnt
temperature!; and beans :ttt:;les between norm:)) raid it few degrees off normal relative to
the wafer.
2.1 .2 Pulsed Electron Meant Annealing Facilities
An alternative method to furmwe :uutectling of ion imphilltation radiation cha(r)ge
in silicon and other senticontiuctor devices is pulsed energy deposition. ((' ) , I'he method
utilize-, it high-intensity, short-duration, directed-energy source to produce surface
ten perature transients sufficient for annealing by the liquid-phase epitnxial regrowth
mechanism. "'citable directed-cnrrgy sources include pulsed lasers and pulsed clectre:n
hearts; both arc line-of-sight processe ,, that can he appliod to selooted regions of the
semiconductor.
The necessary hardware for electron hen nt generation find propal;,tt ion is shown to
Ni l 7tre 2-4 :uul described in more detail elsewhere (
 ). Fhe typical electron berirtt energy
spectrum for this anode-enthode eonfigurnlion is shown in figure 2-5; the average
electron energy is only I? ke y'. A calculated depth-dose profile for the average electron
energy is shown in figure 2-6, nild the typical diode current and voltm"v time
2-4
W I
J O;f-a
W;Z
p W
IrW ~U^
CD
Q
Cl
UQ
0
c WW
L 
Z
` Q
3 -a^
W 
w 
p
n- a m
Q Q
^ ^ p
@ @ (E) I
w
_z
J
z0 0
in
Qw CD
z 
0 Q
= 0
a z
^ U Q
0(&(@)(
s
C4
O
w
H
w
0
W
C7
W
O
x
H
y
wA
O
z
Wcn
W^
Ow
H^UAW^a
w z
A^
^
a
w
r,
az
02
ww
xzz
En<0
N
w
w
2-5
sk
d'
N ^q
cxH
U
W
a
cn
Y Wv z
>- w
W w
• z (^
w z
z P4
a HU
h aU w
w q
.:.J W
w a
a
a
w
w
ODN
39NV8 A083N3 NI SNO8133 -13 %
2-6
N
El
v
v
w
0O
i
O	 1	 2	 3	 4	 5
DEPTH (pm)
FIGURE 2-6. CALCULATED ENERGY DEPTH-DOSE PROFILE FOR
PULSED ELECTRON BEAM IN SILICON
2-7
^.	 t
dependence is shown in Figure 2-7. A VXTEMP (8)
 computer program was used to
determine the temperature profile as a result of pulsed electron beam deposition at a
fluence of 0.2 cal/cm 2. Figure 2-8 shows the results of this calculation plotted as a
function of time following deposition of the electron beam. Note that the front surface
is predicted by this model to rise above its melting point for 300 nanoseconds. After 200
nanoseconds the deposited energy is lost by heat transfer to the unmelted, single-crystal
substrate, and crystal growth occurs epitaxially with excellent structure.
2.2 PROCESS DEVELOPMENT AND OPTIMIZATION
2.2.1 Preliminary Evaluation of Low Dose Ion Implantation and Annealing
Processes
The efforts described here were directed at understanding the limitation of simple
low-dose implanted junctions with emphasis on improving the annealing methods. During
this phase of the investigation, single ion energies were employed for junction
introduction.
The phosphorus-implanted junction studies consisted of low-dose 31 P+
 implants
with various furnace- and pulse-annealing methods. To determine the sensitivity of Voc
on annealing technique, isochronal furnace annealing, pulse annealing, and combined
pulse-/ furnace-anneali ng processes were assessed. The implant doses for the tests were
calculated based on a simple bandgap narrowing model: (4)
dEg = 3.4 x 10 -8 (N1/3 - 2.65 x 10 6) eV
where dEg, the change in bandgap energy, is only 0.035 eV for N d, the dopant
concentration, of 5 x 10 19 cm-3 . To achieve this dopant concentration in the junction,
the implant dose is 5 x 1014 31 P+ cm-2 at 5 keV. Following implantation into wafer
resistivities within the range of 0.1- through 10.0-ohm-cm, the slices were furnace
annealed with an isochronal test matrix as follows:
1. 550 0C - 2 hours
2. 750 O through 950 0C in 50 0C increments - 30 minutes
3. 550 0C - 2 hours
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Figure 2-9 shows the results of this low-dose test following furnace annealing.
The measured open-circuit voltage still did not exceed 600 mV, even with decreased
junction layer doping concentration and a wide range of annealing conditions. Either of
two voltage-limiting mechanisms can explain these results: incomplete annealing or
surface recombination.
Because of the initially low Voc results achieved in the first low-dose phosphorus
anneal matrix, the use of 28Si+ predamage implants was investigated. By first
implanting the silicon lattice with silicon ions, the junction layer can `)e made amorphous
prior to actual dopant implantation with phosphorus. The advantage of first making the
layer amorphous is that the presently optimized furnace-anneal procedure, developed for
relatively high dose levels, can be used. Pulsed electron beam annealing parameters are
also dependent upon the degree of amorphization of the implant region, with best results
achieved with higher implant levels.
Furnace Annealing
The second low-dose, furnace-anneal test matrix utilized two wafers each with
resistivities of 0.1, 0.3, 0.5, 1.0, and 10 ohm-cm. The cell structure was processed as
follows:
Predamage Implant:	 2 x 10 15 28 Si + cm-2 at 10 keV
n+ Implant:	 5 x 1014 31P+ CM-2 at 10 keV
or
1x101431P+cm-2at10keV
p+ Implant:	 5 x 10 15 11 B+ cm-2 at 25 keV
Anneal:	 5500C for 2 hours
850 0C for 15 minutes
550 0C for 2 hours
The maximum dopant concentration predicted for implants of 5 x 10 14 31 P+ cm -2 is
approximately 1 x 10 20 em-3 . For implants of 1 x 1014 31P+ em -2, peak concentration is
estimated at 5 x 10 19 em-3.
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Sheet resistance and open-circuit voltage measurements under AMO-250C
conditions were made. Test results are summarized in Figure 2-10. These results show
that the lower dose phosphorus implants, with silicon ion predamage, have a lower Voc
performance when compared to both the high-dose 2 x 10 15 31 P+ (1 1,1 -2 and low-dose,
5 x 10 14 31 P+ cm-2 implants without silicon predamage.
Pulsed Electron Beam Annealing
Additional low-dopant-concentration experiments were performed using silicon ion
predamage to make the front surface of the wafer amorphous before implanting a
relatively small amount of phosphorus. It is believed that amorphous silicon will regrow
into single-crystal silicon epitaxially during the PEBA anneal in a more controlled
manner than nonamorphous material. Ir'-.ially the wafers received a 2 x 10 15
 28Si+cm-2,
10-keV implant to make an amorphous layer on the front surface,. The wafers were then
implanted with various doses of 5-keV phosphorus ions, PEBA annealed, and post-PEBA
furnace annealed at 675 0C for 2 hours. Voc point-probe measurements were done under
AMO-25 0C conditions. The results are shown in Figure 2-11. Again, these results show
increasing Voc with higher implant doses, even with a high-concentration silicon implant
to assure amorphization.
Furnace Annealing of Arsenic Implants
In addition to the detailed investigation of low-dose phosphorus implants, arsenic
implantation was assessed for low-dose application to n +
 layers. The differences
between arsenic-implanted junctions and phosphorus-implanted junctions are twofold.
First, arsenic has a much shorter projected range in the silicon lattice, so that the peak
dopant concentration is much higher than the equivalent phosphorus concentration.
Second, arsenic atoms in the silicon lattice have a lower diffusion coefficient, which
means less redistribution during furnace annealing within the 850-950 0C temperature
range.
The first of these experiments was conducted to address the effect of doping
concentration on open-circuit voltage. Twenty-four 0.1-ohm-cm wafers were implanted
as follows:
a) 1 x 10 14 75 As+ cm-2, 25 keV, 100
b) 2.5 x 10 14 75 As+ cm-2 , 25 keV, 100
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c) 5 x 10 14 75 As+ cm -2, 25 keV, 100
d) 1 x 10 15 75 As+ cm -2, 25 keV, 100
All the wafers were then annealed aL 500 0C for 3 hours, which, according to results by
Nishi (9) , will result in nearly complete activation of the implanted arsenic. The test
results, as shown in Figure 2-12, are in agreement with trends observed for phosphorus
implants. The test matrix demonstrates that simply decreasing implant dose, and
therefore dopant concentration, will not improve the junction open-circuit voltage.
The investigations discussed above evaluated law-temperature, long-period
annealing of arsenic implants. A secondary experiment was designed to test the
applicability cif Nishi's (9)
 results to the improvement of Voc . Both crucible grown and
float-zone 0.1-ohm-cm silicon wafers were implanted wth 2.5 x 10 14 75 As + em -2. The
wafers were then annealed isochronally at various temperatures. All anneals were within
450 to 650 0C in 500C increments for 3 hours. The tests results are shown in Figures 2-13
and 2-14. From these annealing test data, it is &pparent that higher temperatures
improve Voc performance. Although 500 00 - 3-hour anneals can completely activate
implanted arsenic into the lattice, the higher Voc values were achieved after 6500C
annealing. The higher temperature anneals do not necessarily increase the percentage of
activated arsenic ions, but probably cause enough arsenic diffusion in silicon to change
the dopant profile slightly, perhaps to a more optimized shape.
2.2.2 Optimization of Ion Implantation Annealing Processes
High-efficiency solar cell fabrication based on ion implantation of the dopants
requires adequate annealing of the crystal lattice damage. The characteristics of the
lattice damage depend on implant energy, dose, ion species, and the temperature of the
wafer during implantation. (10) The substrate temperature is a function of the beam
current and the wafer holder temperature, so that the general trend with increasing
beam current density is more difficult annealing.
Three generalized cases with different annealing requirements can be
distinguished, and are shown in Figure 2-15 and summarized below:
Low-dose implants, less than 10 14 ions-cm -2, result in isolated defect clusters
which can be effectively annealed by solid-state epitaxial regrowth at temperatures
below 5500C. Under some conditions, the implant can be annealed in situ with elevatea
substrate temperatures.
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Intermediate-dose implants, at the 10 15 ions-cm -2 level, result in localized
undamaged regions from which competing regrowth fronts propagate; however,
intermediate-dose implants can lead to polycrystallite formation unless carefully
anr, ealed by either multistep furnace methods (described in Section 2.1.4) or by pulsed
electron beams.
High-dose implants, greater than 5 x 10 15 ions-cm -2, result in amorphous layers
provided the substrate temperature does not rise above ambient. Temperature increases
can result in high-current, high-energy implants when the incident power density
becomes excessive. Solar-cell implant doses have so far been in the intermediate range
described, and much effort has been required to develop furnace-annealing parameters
that promote single-crystal, solid-phase epitaxial regrowth. The following sections
describe the results of studies performed to optimize both furnace- and pulse annealing
for law-resistivity silicon.
Typical solar cell implant parameters fall within the intermediate dose range and
careful procedures are necessary to properly anneal the implant damage in it furnace. By
using liquid nitrogen cooling of the wafer, completely amorhous layers can be produced,
making good epitaxial regrowth easier, however, such low-temperature implants are not
amenable to automation. Lo .w-temperature sr!bstrates also act as cryopanels within the
vacuum system and as a result, considerable hydrocarbon condensation occurs.
Requirements for annealing room-temperature implants can be summarized as:
1. To restore the silicon crystal lattice while minimizing defect sites which
increase minority carrier recombination rates
2. To activate the implanted dopant ions for achieving the required sheet
resistance, by causing them to take positions within the crystal lattice.
This must be achieved while:
1
	 3. Maintaining a shallow junction depth for adequate blue response
r
4.	 Preserving or enhancing the bulk silicon minority carrier lifetime.
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Furnace Annealing
Much effort has beca expended in developing furnace annealing parameters that
promote single-erystal epitaxial regrowth and minimize defect concentration. Figure
2-16 shows results front helium ion backseettering and channeling analysis for
multi-step furnace annealing with resultant lattice Structures (11). The absence of
backscattering signal is due to channeling, which depends upon the quality of the
regrowth. The data shows that better lattice recovery results from multi-step anneals.
Multi-step annealing schedules have been developed, such as the following:
1,. Hirst-stop anneal: 'Temperature range between 450 and 600 00; time of 1
hour. This step causes slow, single-erystill epitaxial regrowth to occur.
Figure 2-17 shows typical regrowth rates foil
	and (111) oriented
silicon. (1 2)
2. Second-step anneal: Temperature range between 600 and 900 0C , time of
15 --30 minutes. This step rarities the substitution of the dopant atoms into
the lattice and fellows minor redistribution of the as-implanted doptint
concentration.
3. Third-step anneal: 'Temperature range between 450 and 550 00: time of 1
hour. This step catt.SCS bulk lifetime recovery by eomplexing tiny residual
defects, Such its point defects, to carbon or oxygen impurities inherent in tiny
silicon.
Development and optimization of fitly anneal schedule requires consideration of
heating find cooling rates between anneal steps.
Using the annealing approach suninlarized alcove, a test matrix for optimization
was designed in which 1- and 10-011111-eill (100) float zone materials were used. `Pest
procedures consisted of 60-nlintttc, isochronal, first-step anneals foi l
	samples tit either
4,500
 oil
 ; and 30-minute, high-to ill perature, second-step muieals over fl range of
6500 to 6500(., using; 11 new specimen from the samples of the first step tit each 50 O
temperature increment. The second-step 11rineal approach differs from earlier attempts
by others in which the 8111110 samples wer y
 used for progressively higher temperatures
steps. In effect, these earlier schedules were equivalent to two- or more-step anneals.
Results front the optimization test matrices, as shown in Figure 2-18 through 2-21,
indicate that a first-step 4500 to 550o C anneal does not change the final sheet resistance
following 11 second high-temperature annefil, foi l
	the 1- oil
	flotit-zone
4
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silicon. It was also determined, as shown in these figures, that the final junction depth is
not significantly deeper if 450 0 or 550°C, 1-hour first-step anneals are used as shown in
Figure 2-22.
'	 2.2.3 Optimization of Furnace Annealing
A three-step (5) furnace-anneal test, in the form of a matrix, was conducted with
' 40 wafers each of resistivity 0.1, 0.3, 0.5, 1.0, and 10.0 ohm-cm. Half the wafers of
each resistivity were implanted with 2 x 1015 31P+ cm -2
 at 10 keV and half with 2 x 1015
75 As+ cm -2 at 25 keV. Ion energies were chosen to give 0.3-micron junction depths after
annealing. All wafer backs were implanted with 5 x 10 15 11 13 + at 25 keV for p+layers.
After implantation the wafers were annealed by the following three-step schedule:
(i) 2-hour anneal at 500 0C or 5500C
(ii) 30-minute isochronal anneal at 750 0C to 8500C in 250C increments
(iii) 2-hour anneal at 500 or 5500C
Sheet-resistance and open-circuit-voltage measurements were made under
AM 0-250C conditions; Rsh and Voc measurements for each wafer are given in the
appendix as Figures A-1 through A-20. Matrix results, summarized in Figure 2-23, show
better Voc performance with 5500C first- and third-step anneals when compared to
500 0 C values. The highest Voc values, for all arsenic-implanted wafers, are probably due
to a lower diffusion coefficient for the arsenic over the 750 0C to 8500C temperature
range, which may result in retrograde fields. Finally, BSF effects due to the back
surface boron implants were obtained for wafer resistivities greater than 0.5 ohm-cm.
The BSF effect improves Voc as wafer resistivity increases, as shown in Figure 2-23.
Pulse Annealing
The application of ion implantation in solar cell processing requires an annealing
method to remove the inherent radiation damage to the silicon lattice to a depth of a
few tenths of microns. As discussed, considerablca effort over the last 10 years has been
expended on furnace annealing methods. More recently, pulsed electron beam annealing
has been under development at Spire for replacement of furnace processing. In the pulse
anneal process, an intense electron beam is directed onto the surface of an implanted
wafer which causes a momentary temperature transient at the wafer surface. The
temperature excursion is believed to be high enough to melt previously implanted,
amorphous layers to a depth of approximately 0.2 to 0.3 microns.
2-29
0.4
A SINGLE STEP 30 MIN.
O TWO STEP 450°C - 2 HR FIRST STEP
17 TWO STEP 550°C- 2 HR FIRST STEP
0.3
z
U
2
w 0.2C
0
U
z
M
.'i
o	 ° p
a
0 ^ p 000 og
00	 0	 0	 0
0
o po
D	 D
o	 O.
.
0.1
	
A
0	 500	 f3p0	 700	 800	 900
ANNEAL TEMPERATURE (°C)
FIGURE 2-22. ISOCHRONAL ANNEALING OF 10-ohm-cm FZ SILICON
2-30
6 1
6
v0 6,toNI
O
a
v 5
E
>° 5'
5,
5
WAFER RESISTIVITY(st-cm)
FIGURE 2-23. SUMMARY OF THREE-STEP FURNACE ANNEAL TEST MATRIX
FOR ARSErIIC- AND PHOSPHORUS-IMPLANTED JUNCTIONS
2-31
A physical model which describes the mechanism of pulse annealing was developed
tinder contract to JPL(8). The model predicts the temperature transients and
temperature profile histories for high-dose implanted layers oil crystal substrates.
The pulse anneal mechanism is believed to be similar to liquid phase epitaxy where only
the surface region is in the liquid phase. During the cool-down cycle following pulse
deposition, the liquid to solid phase transition proceeds from the single crystal substrate
with essentially perfect crystal structure.
Material analysis by TEM and helium ion baekscattering-channeling has shown that
these liquid-phase epitaxial regrown layers have backscattering characteristics similar to
virgin, unimplanted silicon. TF.M analysis showed dislocation-free implanted layers when
pulsed electron beam annealing was used while equivalent implants when furnace
annealed showed dislocation loops typical of furnace processing.
Pulse annealing was also found to produce better electrical activation of the
implanted phosphorus ions as well. One deficiency of the pulse anneal process was
identified to be residual point defects within the junction and depletion region probably a
result of sapid thermal quenching following pulse deposition. These point defects were
found to anneal within the 400 00 to 5000 0 range and tare consequently removed during
contact sintering processing near the final steps of device fabrication.
Prior to this contract, pulsed electron beam annealing parameters had been
established only for 10-ohm-em silicon material. An important phase of this effort was
to investigate the advantages of pulsed electron beam annealed junctions in
low-resistivity material. Implanted and pulse-annealed junctions are characterized by
dislocation-free crystal structure which should be important in achieving the maximum
possible open-circuit voltage of highly doped semiconductors. During pulse processing
the base region is never brought to high temperatures, precluding lifetime degradation by
thermally induced defects.
The liquid-phase, epitaxially regrown junction is characterized by a flat dopant
profile because of the extremely rapid diffusion rates in the liquid state. For example
implant parameters of
l .	 1 x 1015 31 P + cm -2 , 10 keV, 100 incidence
2.	 1 x 1015 r5As+ cm -2, 25 keV, 10 0 incidence
result in peak dopant concentrations of 1 x 10 20
 atoms-cm -3
 with junction depths of
approximately 0.3 micron. These implant parameters were included in a pulsed electron
beam anneal test matrix to determine open-circuit voltage of pulse-annealed,
defect-free junctions in a range of silicon materials. Following implantation, the wafers
were annealed with the following electron beam parameters:
1. pulse duration:	 0.1 microsecond
2. mean electron energy:	 12 keV
3. peak electron energy:
	 30 keV
4. fluence:	 0.3 cal/cm 2
AM0-25 0C open-circuit voltages were measured for pulse-annealed and combined pulse-
and furnace-annealed junctions. The results are shown in Figures 2-24 for phosphorus
implants and in Figures 2-25 for arsenic implants. In general, a 70-mV increase was
measured following low-temperature, post-pulse annealing. No temperature dependence
was determined, but these temperatures are typical of requirements for point-defect
annealing. Later experiments revealed that 250 0C for a period of 15 seconds was
sufficient to increase open-circuit voltage to furnace-annealed values. However, none of
the pulse-annealed junctions measured higher than 600 mV. It is believed that this
voltage limitation is due to the characteristically flat dopant profile of liquid-phase
epitaxial pulse annealing. This effect is discussed further and included in a general
model described in Section 2.1.2.
2.2.4 Back Surface Field Assessment
A p +
 BSF layer can be formed by implanting 11B+9 27 Al +, or other p type dopants
into the back of an n +
 on p cell, if the proper annealing conditions are used. This layer
has been formed in the past by alloying evaporated, or thick-film-paste, aluminum into
the back of the cell. Ion implantation, which assures dopant purity, can give improved
results. Under this contract, p +
 layers have been obtained by boron-ion implantation.
Other ions such as 27A1+ or 70 Ga + can be used, but the small ion beam currents
obtainable with existing ion implanters make these impractical choices.
s
2-33
56-- 1318,1319
1247]
 1248T
60C ♦ 	 • `	 •
♦ ♦
58 C
	 •	 A
560
E
500
480
AFTER COMBINED PEBA + 675°C —
 2HR.
♦
0
on NO
	
0
n n n
o
 0 0	 0
n 
. ^O O
	
0 
n O	
n n: O
s
0  n 	 O
0 0	 AFTER PEBA
0
• 0.1 S2-CM
0 O.IS2 -CM 1x10 P -r (I00) Si
17 0.552 -CM
540
W
Q
w 520
a
v
550	 600	 650	 700	 750	 800
ANNEAL TEMP (O C )
FIGURE 2-24. MEASURED AMO-25 0C OPEN-CIRCUIT VOLTAGE FOR
PHOSPHORUS-IMPLANTED/PULSE--ANNEALED JUNCTIONS
I!
600
O	 Oq 	 q
I _
J
580
	 A
O
a a
O
W_
560
E
v
>O
w 540
c^a
w
a
520
520
A
O
A
q
O 0.3 SZ - cm -LOT 1027
q 0.5 SZ - cm - LOT 1028
A 1.0 Sl - cm - LOT 1029
a
a
q q
480	
450
	
500
	
550
	 600	 650	 700
a
	
POST PULSE ANNEAL TEMP. (°C)
FIGURE 2-25. MEASURED AMO-25 0C OPEN—CIRCUIT VOLTAGE FOR
ARSENIC—IMPLANTED/PULSE—ANNEALED JUNCTIONS
2-35
Several investigations of implanted-boron BSF's were conducted. The first was an
isochronal, thermal-anneal matrix using 0.3-ohm-cm silicon. These wafers were prepared
with 2 x 1015 31P+ cm -2, 10-keV implanted junctions and 5 x 10 15 11 B + cm -2, 25-keV
implanted back surfaces, then given a three-step thermal anneal as follows:
(i) 5500C for 2 hours
'	 (ii) 8000C to 9000C in 250C increments for 30 minutes
(iii) 55000 for 2 hours
As shown in Figure 2-26, optimum BSF effect and simultaneous phosphorus-implant
anneal occurs within the temperature range of 800 0C to 8750C. The exact temperature
within this range was determined to be noncritical.
Another comparison assessed the effect of boron concentration on implanted
BSF's, and for reference, the control slices had an aluminum-alloyed p +. All junctions
were implanted with 2 x 1015 31 P+ cm -2 or 1 x 1016 11B+ cm -2 at 25 keV, while the
control cells had aluminum evaporated and alloyed onto the backs. The aluminum was
alloyed at 580 0C for 15 minutes. These implants were annealed in three steps: 5500C
for 2 hours, 850 0C for 15 minutes, and 550 0C for 2 hours. The results are shown in
Figure 2-27. This experiment was conducted to determine exactly the effectiveness of
the BSF and to measure the dependence of the BSF on the 11 B +
 implant dose. The
aluminum-alloyed p +
 layer used is one which serves only to provide ohmic contact to the
silicon; it does not increase Voc by introduction of a high-low junction. The absence of
BSF effect for the aluminum-alloyed p +
 layer is demonstrated in the 10-ohm-cm wafers.
The boron-implanted p + layer shows a BSF increase in V oc up to 595 mV. The usefulness
of the p+
 layer only extends down to 1.0-ohm-cm resistivities, beyond which the BSF
provides only an ohmic contact.
Because highest Voc values for 0.1-ohm-cm material were achieved with alloyed
aluminum layers as a non-BSF p + layer, the effect of alloying temperature was also
evaluated. The results, as shown in Figure 2-28, indicate 620 0C to be the optimum alloy
temperature.
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The possibilities of pulsed electron beam annealing of a boron-implanted BSF were
also investigated. Wafers with 5 x 1015 11 B+ cm -2
 implanted into the back surface were
PEBA annealed. Following PEBA anneal of the back surface, the junctions were
implanted with 2 x 1015 P31+ cm-2
 and also PEBA annealed. Voc point-probe
measurements were made under AMO-25 0C conditions. Results, as shown in Figure 2-29,
do not demonstrate an effective BSF effect on 10-ohm-cm silicon when 11 B+
 implants
are pulse annealed. An ohmic contact was achieved and is the only necessary p +
 function
for cell performance with resistivities below 1.0 ohm-cm. Further electron beam
parameter development is necessary to anneal 11 B+
 implants adequately as deep as
25 keV.
2.2.5 Computer-Generated Implant Profiles
One of the more important tasks under this contract has been the evaluation of
multiple junction profiles and dopant concentrations. Section 2.2.5 describes the results
of a study conducted to examine these effects.
During the first quarter, a computer program called IMPLANT was written. The
code identifies a series of implant energies and doses to "best fit" any desired junction
profile shape. It models both phosphorus and arsenic implants. Up to 10 individual
implants can be simultaneously optimized to provide the fit.
The program is designed to minimize the root-mean-square (RMS) difference
between the sum of the implanted profiles and the final desired profile. The lower this
RMS difference becomes, the closer the actual implants are to the desired profile.
Implant energy and fluence are independently varied cyclically to optimize this fit.
The basic data for single ion energy implants is modeled by the program as a
Gaussian shape. Ion range and Gaussian standard deviations are computed from the
equations given as a simple function of implant energy. Thus, neither channeling nor
diffusion during anneal is accounted for by the program.
A subroutine first determines a single implant for an arbitrary profile to be fit,
given an initial "guess" at the best value. Fitting is then done by first optimizing the
energy, then optimizing the fluence for a best fit. Finally, the cycle is repeated until
sufficient closeness is obtained. A program flow chart for the energy optimization is
shown in Figure 2-30. Fluence optimization is done by essentially the same technique.
a
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For practical considerations computations were limited to thrf.• 'w' Eets of implant
parameters. During the optimization routine two of the three implant parameter sets
were made constant while the third set was optimized to the desired profile. This
procedure was repeated for the remaining two implant parameter sets. The equations(13)
for range and standard deviation are:
75 As+ in Si:
Rp(E)	 = 8.96 x 10-4 (E(0.92)
dRp(E)	 = 5.27 x 10-4 (E0.83)
31 P + in Si:
Rp(E)	 = 1.3 x 10-3 (E)
dRp(E)	 = 0.15 10. 1 E1/2 - In (1 + 0.1 E1/2)1
where
Rp	 = projected range in micrometers
dR	 = standard deviationp
E	 = implant energy in kiloelectronvolts
The IMPLANT computer program was used to generate several sets of implant
parameters. All the profiles calculated were for junction depths of 0.2 micron. Both
arsenic- and phosphorus-implant parameters were determined for both exponential and
linear profiles. Peak dopant concentrations used were 1 x 10 19
 cm -3, 5 x 10 19 cm -3, and
2 x 10 20 cm -3. All profiles were limited to three implants, each giving a reasonably good
approximation to the desired profile, especially since dopants will diffuse somewhat
during annealing.
Figures 2-31 through 2-34 show the implant parameters required for phosphorus
exponential and linear profiles and arsenic exponential and linear profiles. The
parameters were calculated for the specific case of 10 19 -cm -3 peak dopant
concentration. Multiplying all fluences by five gave the parameters necessary for
5 x 10 19-cm -3 peak dopant concentration.
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Combined phosphorus- and arsenic-implant parameters were also determined from
the same profiles. Each set of ion-implant ion parameters was calculated separately to
match the desired fraction of the total dose. For example, if a 1:1 phosphorus to arsenic
exponential profile with a peak dopant concentration of 5 x 10 19
 cm-3 was required, the
31 P + and 75 As+ doses were specified at half the implant rose which would normally give
a 5x10 19
 cm-3 peak concentration.
2.2.6 Junction Profile Measurements
Actual implanted and annealed profiles were determined by the SIMS method of
selected samples of both arsenic- and ph os phorus-A rn planted junctions. Table 2-1 shows
each of the junction types investigated and the selected junction profiles for SIMS
measurements. Figures 2-35 through 2-38 snow the SIMS measured profiles and include
for reference the desired profiles generated by the IMPLANT program.
All the profiles calculated were for junction depths of 0.2 micron. Both arsenic-
and phosphorus--implant parameters were determined for exponential and linear dopant
profiles in the junction layer. Peak dopant concentrations were 1 x 10 19 cm-3, 5 x 1019
-3 , and 2 x 10 20cm 	 cin
The resultant profiles were measured after either a 550 0C - 3-hour anneal or the
optimized thermal anneal cycle of 550 0C - 3 hours, 850 0C - 30 minutes, and 5500C - 3
hours. The single-step, low-temperature (550 0C - 3-hour) anneal was used to activate
the implanted ions electrically, so that repetitive anodic oxidation-layer stripping
techniques could be used to compare profiles determined by SIMS and profiles determined
by Rsheet measurements. The high-temperature-anneal schedules were used so that the
profiles representative of fully annealed devices could be compared with the
as-implanted distribution. Additional implanted samples were prepared for pulsed
electron beam annealing; one of the resultant profiles is shown in Figure 2-39.
Results from this SIMS analysis of the computer predicted implant profiles show
that in all cases the actual dopant surface concentration was within a factor of two of
the desired concentration entered as input data to the program. (Note that an
exponential profile appears linear and a linear profile appears logarithmic when
transformed on the semilog plots used for Figures 2-35 through 2-39.) The significance
of achieving desired profiles which are non-Gaussian is major. By being aide to control
the profile near the metallurgical junction, the magnitude of the electric field can also
be controlled.
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TABLE 2-1. PROFILE SAMPLES FOR ANALYSIS OF COMPUTER GENERATED
IMPLANT PARAMETERS
Wafer Junction Peak Anneal SIMS
No. Profile Ion Concentration xi(µ m) Schedule Samples
1217-1 B Linear P+ 1 x 10 19 0.2 5500C/3 fir
1226-113 Linear 5 x 10 19 5500C/3 fir x
1228-113 Linear 2 x 10 20 5500C/3 fir x
1228-213 Linear 2 x 10 20 550/850/550 x
1224-IB Exp. P+ 1 x 10 19 0.2 550/3 fir -
1225-1B Exp. 5 x 10 19 550/3 fir -
1288-113 Exp. 2 x 10 20 550/3 fir -
1288-213 Exp. 2 x 10 20 550/850/550 -
1231-1 B Linear As+ 1 x 10 19 0.2 5500C/3 fir -
1232-113 Linear 5 x 10 19 5500C/3 fir -
1233-IB Linear 2 x 10 20 5500C/3 fir x
1233-213 Linear 2 x 10 20 550/850/550 x
1.227-1B Exp. As+ 1 x 1019 0.2 5500C/3 fir -
1229 -1B Exp. 5 x 10 19 5500C/3 fir -
1230-113 Exp. 2 x 10 20 5500C/3 fir x
1230-213 Exp. 2 x 10 20 550/850/550 x
1268-1I3 Step P+ 1 x 10 20 0.2 550/3 fir x
1268-213 Step 1 x 10 20 550/850/550 x
z
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2.2.7 Tailored Emitter Process Evaluation
Fifteen junction types, as listed in Table 2-2, were implanted in 600 wafers (120
each of five resistivities). The implants included phosphorus, arsenic, and combined
phosphorus-arsenic dopants. Half the wafers were given a standard furnace anneal, and
half were pulsed electron beam annealed (PEBA), as shown in the processing schematic of
Figure 2-40. Open-circuit voltages were measured by point probing, and a four-point
probe was used for V/I sheet resistivity measurements. Actual implanted dopant profiles
as measured by secondary ion mass spectroscopy (SIMS) are shown in Section 2.2.5.
None of the junctions in these experiments demonstrated open-circuit voltages
higher than 600 mV. The highest voltages for furnace-annealed junctions averaged 590
mV, for phosphorus exponential profiles in 0.3- and 0.5-ohm-cm silicon. In almost all
cases, the highest voltages were achieved with the highest doping levels, i.e., peak
concentration of 2 x 10 20
 atoms/em 3. For arsenic implants this trend is less noticeable,
and the open-circuit voltages did not always increase with doping level. The highest
voltages for PEBA-annealed junctions averaged 590 mV for linear profile phosphorus
doping in 0.3-ohm-cm silicon.
2.2.8 Furnace Annealing/Oxidation Process Development
The effects of dopant concentration for ion-implanted junctions were investigated
with a wide range of dopant concentrations and state-of-the-art annealing techniques,
including furnace and pulsed electron beam annealing. Open-circuit voltage for all test
devices did not exceed 0.60V. Further effort was then placed on optimizing furnace
annealing techniques using the relatively high-dose phosphorus implants which had always
given the best results. The important distinction for the newer furnance annealing
studies was the incorporation of simultaneous oxidation of the silicon surfaces during
furnace annealing of the ion implantation damage. A process was designed to anneal the
implant damage at low temperature, then thermally grow an SiO 2
 layer to reduce the
number of dangling bonds and decrease the surface recombination velocity (SRV), which
appears to be as important as bandgap narrowing in limiting the open-circuit voltage of
nonoxide cells at 0.60V levels.
Initial test devices were prepared by implantation of 2.5 x 1015 31 P+ cm -2 at
5 keV and 10-degree angle of incidence into 0.1-ohm-cm float-zone silicon. The wafers
were then annealed by a three-step process in an oxygen ambient, and oxide windows
were etched by standard photoresist techniques. Measurements were performed under
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FIGURE 2-40,. PROCESS SUMMARY FOR JUNCTION PROFILE STUDIES
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i
AM 0-250C condition ; b y simply point probing each test device to determine open-circuit
voltage. Preliminary results were then used to specify the process sequence for the
2 x 2-cm solar cells described in Section 2.3.
There are at least three physical mechanisms which contro l
 SRV on heavily doped
semiconductors:
1. Doping level
2. Surface-state density
3. Radiation damage
The junction-layer doping level can influence solar cell performance by simple decrease
in minority-c ,rrier lifetime with increasing dopant concentration and by bandgap
narrowing (4). as shown in Figure 2-41 and the following expression:
d% = 3.4 x 10-8 (Nd - 2.65 x 106) eV
where
dEg = bandgap narrowing and
Nd	 = dopant concentration
For typical junction layers, N  is approximately 5 x 10 20 phosphorus atoms-cm -3, which
leads to a 0.16-eV gap decrease. Without consideration of surface-state density (Nst)(14)
and radiation damage, open-circuit voltages of 684 mV are predicted for 0.1-ohm-em
silicon solar cells under AMO-25 oC conditions using the bandgap narrowing model.
However, both SRV and radiation damage (or lattice disorder from any source) are
important factors in device performance. (15)
Calculations by others have shown the importance of reducing SRV in obtaining
high open-circuit voltage (16) , as shown in Figure 2-42. The techniques available include
oxide growth and strong electric fields near the semiconductor surface to repel minority
carriers and prevent recombination. The addition of strong electric fields to repel
minority carriers has also been effective in obtaining low SRV values, as demonstrated by
HLE cells. (17,18) This mechanism is similar to the BSF effect resulting from steep
doping gradients and has been used previously to improve V oc in high-resistivity silicon
solar cells. Data from all the implant test matrices are consistent with this model. Each
of the tests for bandgap narrowing performed to date has shown increasing Voc with
increasing dose level and phosphorus concentration.
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2.3 SOLAR CELL FABRICATION
Most of the material used in this program wt-is vacuum flout-zone; some crucible
grown material was also procured at the 0.1-ohm-cm i,'.';•1 for comparison in the process
sequence.
The bulk 111hiority-carrier lifetimes were measured using tale A. C.
photoconductivity technique. Results are shown in 'fable 2-3. This method uses the light
output of tl sinewave-modulated light emitting diode (LEI)) which emits at 900 nm. The
LED illuminates a silicon sample which has been prepared, at low temperature, with a
Schottky-barrier contact that is semitransparent. Upon illumination, a photocurrent is
generated with a characteristic phase shift between the sincvave-modulated I,EI) and
2-60
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TABLE 2-3. MINORITY-CARRIER LIFETIME FOR AS-RECEIVED SILICON
Resistivity	 Orientation
	 Measured Lifetime
(microseconds)
	
0.1	 (100)	 15
	0.3
	
(100)	 5
	 .5	 (100)	 13
	
1.0	 (100)	 5
	1.0	 (111)	 50
	
10.0	 (100)	 7
Note: All material — vacuum float-zone process; surfaces —
polished front, etched back; thicknesses — 300 microns
(0.012 inch).
Schottky diode output. This phase shift can then be related to carrier lifetime by the
relationship, tan 0 = COT/2, where o is the measured phase shift, co is the LED modulation
frequency and T is the desired minority-carrier lifetime. The phase shift was measured
using a lock-in amplifier at various frequencies to improve the accuracy of the
technique. A computer program then found the best linear fit to determine each
sample's lifetime.
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2.3.1 Solar Cell Performance Evaluation (Baseline Process)
Three low-resistivity silicon solar cell lots were fabricated to assess device
characteristics. The cells were processed with 0.1-, 0.3-, 0.5- and 10.0-ohm-cm (100)
float-zone silicon using the program baseline cell process listed in Table 2-4. The cell
structure was n +pp + with implanted n + and p+ layers. Cells made by this process with
10-ohm-cm Czochralski silicon have resulted in efficiencies of 14.0% AMO. In this test,
10-ohm-cm float-zone silicon control wafers were used for process verification. Table
2-5 shows AMO cell performance data recorded for both low-resistivity cells and the
control wafers for each lot. Results show that lower cell efficiencies were obtained
using the 0.5-, 0.3-, and 0.1-ohm-cm material. Both P max and Isc decreased with
decreasing substrate resistivity, as shown in Table 2-5 and summarized in Table 2-6. The
best I-V characteristic from each resistivity is shown in Figure 2-43. One of the
10-ohm-cm control wafers showed a peak efficiency of 13.4(, AMO, for cell number
1146-113.
Cells processed using 0.1-ohm-cm silicon and the baseline process show a flat spot
on the I-V curves near the Pmax voltage. One cell, from an earlier process run, was
submitted to NASA-LeRC for analysis. Spectral response, dark forward I-V, and AMO I-V
characteristics were measured. Results from the NASA-LeRC spectral response
measurements show unusually high blue efficiency, within the 0.45- to 0.65-micron
wavelength band. Results from the dark forward I-V analysis show a junction A value of
0.99 and 1  of 3.28 x 10-12 A. Relatively high junction recombination-generation
currents were measured for all low-resistivity cells with evaporated AR coatings.
2.3.2 Integration of Furnace Annealing and Oxidation
The thermal oxidation experiments (described in Section 2.2.8) resulted in a major
increase in open-circuit voltage when measured by point-probe methods without contact
metallization. The simultaneous annealing/oxidation process was then integrated into a
solar cell process sequence, as shown in Table 2-7. The unique feature of the sequence is
rapid oxidation of the junction surface during high-temperature, 850 00 annealing. Oxide
growth is accelerated by water vapor and the presence of implanted phosph^..; v;,. Tile
starting material was 0.1-ohm-cm, p-type, float-zone silicon, with mechanically polished
front surfaces and brightly etched back surfaces. All wafers received a shallow,
high-dose phosphorus implant designed to give an n+ region with a maximum impurity
concentration of 4 x 10 20 cm-3
 and a junction approximately 0.2 micron deep. Thermal
oxidation and annealing of the implant damage were performed simultaneously at 8500C
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TABLE 2-4. BASELINE PROCESS SPECIFICATION FOR
HIGH-EFFICIENCY IMPLANTED CELLS
Silicon Material	 (100)	 FZ p-type
Surfaces:
	 Front - Polished
Back - Bright Etched
Process Sequence
Implant:	 Front - 2 x 10 15 31 P +/cm 2 , 5 keV, loo incidence
Back - 5 x 1015 11 B +/cm 2 , 25 keV, 10 0  incidence
Anneal:	 Simultaneous phosphorus and boron anneal in
nitrogen
5500C - 2 hours
850 0C - 15 minutes
550 0C - 2 hours
Clean:	 Buffered HF
HI rinse
Front Contact:	 Evaporate 400 A Cr + 400 A Au
Define pattern with Kodak KTFR process
Electroplate 12 microns Ag
Clean:	 Buffered HF
DI rinse
Back Contact: 	 Evaporate 400 A Al + 1 micron Ag
AR Coat:	 Evaporate 700 A 7502
Sinter:	 4000C - 10 minutes in nitrogen
2-G3
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TABLE 2-5. AMO CELL PERFORMANCE CHARACTERISTICS FOR 0.1-,
0.3-, 0.5- AND 10-ohm-cm STARTING MATERIAL
Cell No. Voc Ise Pmax F.F. Resistivity
(mV) (mA) (mw) (ohm-cm)
56-1144-1A 570 150 65.8 0.77 0.10
1B 572 150 65.9 0.77 0.10
2A 545 138 36.6 0.49 0.1
2B 565 137 40.1 0.52 0.1
3A 570 137 35.1 0.45 0.1
3B 592 136 48.6 0.60 0.1
4A 570 150 63.7 0.75 10 control
4B 570 148 65.3 0.77 10 control
5A 500 137 33.6 0.49 0.1
5B 555 138 38.2 0.50 0.1
6A 570 138 40.9 0.52 0.1
6B 565 138 39.9 0.51 0.1
8A 572 148 65.8 0.78 10 control
56-1145-1A 605 142 60.6 0.71 0.3
1B 605 142 58.0 0.67 0.3
2B 608 142 63.8 0.74 0.3
3A 585 151 68.0 0.77 10 control
4A 545 142 36.7 0.47 0.3
413 580 143 39.9 0.48 0.3
5A 595 142 52.4 0.62 0.3
513 595 142 55.1 0.65 0.3
6A 585 152 67.7 0.76 10 control
613 585 153 67.4 0.75 10 control
7A 578 150 67.0 0.77 10 control
713 578 150 66.7 0.77 10 control
8A 580 142 45.1 0.55 0.3
8B 600 142 57.8 0.68 0.3
56-1146-IA 580 158 69.8 0.76 10 control
1B 585 158 72.5 0.78 10 control
2A 605 150 66.8 0.72 0.5
2B 600 150 64.4 0.72 0.5
5A 610 149 70.7 0.78 0.5
5B 610 148 71.1 0.79 0.5
6A 610 150 69.9 0.76 0.5
6B 505 150 66.3 0.73 0.5
7A 610 148 69.4 0.77 0.5
7B 610 150 70.2 0.77 0.5
8A 605 149 64.9 0.72 0.5
8B 605 149 67.7 0.75 0.5
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TABLE 2-6. PERFORMANCE SUMMARY OF LOW-RESISTIVITY AND
10-ohm-cm CONTROL WAFERS USING BASELINE ION
IMPLANTATION PROCESS
AMO-25 0C Characteristics
Number
Resistivity	 Voc	 Isc	 Pma^c	 Fill	 of(ohm-cm)
	 (mV)	 (mA)	 (mW)	 Factor	 Cells
10.0 (control) 578 152 67.0 0.77 12
0.5 607 149 68.1 0.75 10
0.3 590 142 52.2 0.62 9
0.1 558 137 39.1 0.51 8
Notes: TiO2
 AR
Ion-implanted junction and BSF
Multistep furnace anneal
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TABLE 2-7. PROCESS SPECIFICATIONS FOR HIGH-EFFICIENCY,
ION-IMPLANTED CELLS
Silicon Material	 FZ, 0.1 cm, p-type, 2" dia., (100) orientation
Surfaces:	 Front polished, back bright etched
Process Sequence
Implant Junction:	 2 x 10 15 31p+/em 2 , 5 keV, 100 incidence
Anneal & Oxidize:	 5500C - 2 hours in oxygen
8500C - 30 minutes in steam
7000C - 2 hours in oxygen
550 0C - 2 hours in oxygen
Etch Contact
Windows in Oxide: Define pattern with Kodak KTFR process
Buffered HF oxide etch
AR Coat: Etch remaining oxide until dark blue (
	 1000A)
Back Contact: Evaporate 400A Al
Alloy 6200C - 15 minutes in nitrogen
Clean: 20:1 HF - 10 seconds
Front Contact: Evaporate 500A Ti + 200A Pd + 1,OOOA Ag
Back Contact: Evaporate 500A Ti + 200 Pd + 10,000A Ag
Front Contact: Define pattern with Kodak KTFR process
Mask back side of wafer with KTFR
Electroplate 12 micrometers Ag
Cut Cells: Saw two 2 x 2-cm cells from each 2" wafer
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for 30 minutes in a steam-saturated oxygen atomsphere. A postanneal of 550 0C for 2
hours in dry 0 2
 served to increase the density of the oxide. Contact windows were then
etched in the oxide for contact meta l lization, and the entire oxide was etched to 1000A
to provide antireflection characteristics. Aluminum was alloyed at 620 0C to provide a
thin back surface p+ layer for ohmic contact, not a BSF. Evaporated Ti PdAg contact
metallization was employed for both front and back contacts.
The best cell from one lot was measured by NASA-LeRc under AMO-250C
conditions, and was characterized by an open-circuit voltage of 344 mV. The
short-circuit current was 138 mA, and the fill factor was 75.6%. Figure 2-44 shows the
AMO I-V characteristics of this cell, Figure 4-45 shows the spectral response, and Figure
2-46 shows the dark I-V characteristics; all were measured by NASA-LeRC. The
remaining seven cells in this process lot had voltages between 638 mV and 640 mV, and
currents ranging from 138 mA to 140 mA. The oxide thickness of the 644-mV cell was
measured by an ellipsometer to be 1380 0A, with an index of refraction of 1.48. SIMS
profiles were also measured to characterize the junction for boron and phosphorus
concentrations in the oxide and in the junction la yer, as shown in Figure 2-47.
Incremental oxide stripping was used to investigate the effects of thermal oxides
on cell voltage and current performance. One of the cells processed according to the
specifications in Table 2-7 was subjected to successive oxide etching treatments of 30
seconds each in 5:1 H 2O:buffered HF solution. After each oxide etch step, the
open-circuit voltage, short-circuit current, a[ d fill factor were measured under
AMO-25 0C conditions; Figures 2-48 through 50 show the Voc , lse, and fill-factor changes
with reduced oxide thickness. The oxide thicknesses were not measured, but were
calculated from buffered HF oxide etching rates. The thickness of oxide removed by
isochronal etch periods was assumed to be the same for all steps.
The results of this layer stripping experiment show that the short-circuit current
dropped predictably from 137 mA to 97 mA by stripping the AR coating off the cell. Our
experience in the past has shown Isc to increase by 40% when a good AR coating is added
to an uncoated, bare silicon cell. The Voc initially decreases as expected with decreasing
current, according to the expression V oc = V/ oc-26 In i/I I , but falls off rapidly when the
oxide within several hundred angstroms of the oxide/s i -l icon interface is removed. This
rapid falloff of Voc with removal of the last few hundred angstroms of oxide suggests
that the surface recombination velocity is greatly increased without an oxide layer. The
layer stripping experiments also demonstrate that the improved V oc is not due to an FILE
junction, which might be inferred from the SIMS profile of Figure 2-47.
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2.3.3 Solar Cells With Tailored Emitters and Oxide Passivated Surfaces
The final effort of this program was to fabricate 2 x 2-.= solar cells with tailored
n-type emitters in 0.1-ohm-cm, boron-doped silicon wafers. Ifalf the cells fabricated had
oxide passivation, and the other half had evaporated TiO 2 AR coatings only. Oxldle
passivated cells incorporated the thermal SiO 2 layer as an AR coating. Bota (100) and
(111) oriented silicon wafers were processed in this matrix. A block diagram of the
processing matrix is shown in Figure 2-51.
The emitter profiles specified for the matrix included both exponential and linear
doping gradients. Three i,fferent surface concentrations were specified, from which the
various implants needed for each emitter profile were calculated by the computer
program IMPLANT. All junction depths were specified to be at 0.2 micron, and all
n-type emitters were phosphorus doped. Table 2-8 shows the implant parameters
necessary for the emitter profiles of this matrix.
The expected exponential and linear profiles are shown in Figures 2-52 and 2-53,
on both logarithmic and linear scales for clarity. Included as a comparison on the same
scale are the calculated profiles for both diffusion from an unlimited source (an error
function), and diffusion from an implanted, Gaussian distribution. For all profiles, the
junction depth was specified as 0.2 micron in 0.1-ohm-cm silicon (base doping level of
5 x 10 17 atoms/cm 3).
Following phosphorus ion implantation, all wafers received a multistep thermal
anneal. The anneal sequence for the oxide process is as follows:
5.J C - 2 hours in dry 02
850 0C - 30 minutes in wet 02
700 0C - 2 hours in dry 02
550 O - 2 hours in dry 02
For those wafers receiving the standard process sequence but without an oxide, the
anneal temperatures and durations were identical, but all annealing was performed in dry
N 2 atmosphere.
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TABLE 2-8. IMPLANT PARAMETERS FOR TAILORED EMITTER
TEST MATRIX
Peak Implant
Implant Concentration Xj Energy Implant Dose
Profile (cm-3) (microns) (keV) (ions cm-2)
Exponential 21320 0.2 42 3.48 x 1014
16 2.76 x 1014
5 1.44 x 1014
Exponential 51319 0.2 42 8.7 x 1013
16 6.9 x 1013
5 3.6 x 1013
Exponential 21319 0.2 42 3.48 x 1013
16 2.76 x 1013
5 1.44 x 1013
Linear 21320 0.2 72 1.02 x 1015
27 5.94 x 1014
7.5 2.3 x 1014
Linear	 5E19	 0.2	 72 2.56 x 1014
27 1.49 x 1014
7.5 5.75 x 1013
Linear	 2E19	 0.2	 72 1.02 x 1014
27 5.94x1013
7.5 2.3 x 1013
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TiPdAg contacts were evaporated onto the wafers and silver plated to 10- to
15-micron thickness; two 2 x 2-cm cells were then saw cut from each 2-inch wafer.
Cells not having an oxide passivating layer received an evaporated TiO 2 AR coating.
AM0• 25 oC I-V characteristics were measured for all cells with Spire's Spectrosun X-25
Mark II solar simulator at 135.3 mW/cm2.
Table 2-9 summarizes the measured cell performance data. As shown in
Figure 2-54, the open-circuit voltage increases with doping con"'.1entration for all
implanted emitter profiles tested. Oxide passivated cells also have significantly higher
voltages for all emitter dopant concentrations and profile types than cells with TiO 2 AR
coatings. Fill factors listed in Table 2-9 do not reflect optimized cell performance. The
series resistance measured for the passivated, linear profile junctions increases for
decreasing dopant concentration. This trend is a result of using the same front contact
design for all cells in the matrix. Spire's 2 x 2-cm grid mask design, as shown in Figure
2-55, is optimized for emitter sheet resistance less than 100 ohms/square. The additional
series resistance was not large enough to prevent accurate measurement of open-circuit
voltages.
As discussed in Section 2.2.3, a model can be proposed to relate cell performance
to the measured doping profiles. The proposed model suggests that only when SRV is
sufficiently reduced can bar-Agap narrowing be a measurable effect. The physical
properties which can influence SRV, and therefore obscure bandgap narrowing, include
residual lattice damage from incomplete implantation annealing and dangling bonds as
well as the quality of the Si-SiO 2
 interface. The detailed investigation of these defects
and surface states has yet to be investigated for solar cell applications.
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TABLE 2-9. AMO-25 0C SOLAR CELT, PERFORMANCE FOR TAILORED
EMITTER WITH AND WITHOUT OXIDE PASSIVATION
Cells Without Passivation (Ti02 AR)
No. of
Emitter Profile Si Cells Avg. Voc Avg. Ig c Avg. F.F.(mV) (W M
Exp. 21320 Peak (111) 7 591.1 137.7 73.8
Exp. 5E19 Peak (111) 5 576.2 133.2 63.2
Exp. 2E19 Peak (111) 5 558.8 128.4 56.4
Linear 2E20 Peak (111) 6 596.2 134.0 77.1
Linear 5E19 Peak (111) 5 588.6 132.4 70.8
Linear 21319 Peak (111) 6 581.6 128.1 66.7
Gaussian 4E20 Peak (111) 5 610.8 135.6 72.5
(single implant)
Oxide Passivated Cells (Thermal Si02)
Exp.2E20 (111) 6 630.6 139.1 74.8
Exp. 5E19 (111) 6 616.7 137.8 67.2
Exp. 2E19 (111) 5 579.0 126.4 57.8
Linear 2E20 (111) 4 627.0 136.0 78.3
Linear 5E19 (111) 3 599.Q 133.0 72.5
Linear 2E19 (111) 4 590.0 130.0 67.0
Exp. 2E20 Peak (100) 6 612.5 136.7 75.7
Exp. 2E19 Peak (100) 5 605.6 114.8 61.4
Gaussian 3E20 Peak (100) 5 628.8 134.8 73.6
(single implant)
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SECTION 3
CONCLUSIONS
This report has described the results of a 14-mont>> program to improve the
open-circuit voltage of low-resistivity silicon solar cells. Significant accomplishments
during the contract include:
t. Reproducible fabrication of solar cells with open-circuit voltages as high as
645 mV (AMO-25 0C) in a shallow junction device structure.
2. Addition of simultaneous oxide growth to optimized implant anneal cycles.
The effect of the thermally grown oxide on cell performance is a reduction of
surface recombination and the increase in cell open-circuit voltage.
3. Investigation and assessment of bandgap narrowing effects due to high dopant
concentrations in solar cell junctions with and without oxide passivation has
demonstrated higher open-circuit voltage with increased concentration.
4. High-efficiency cells, prepared by ion implantation of phosphorus,
demonstrated with low-resistivity silicon. Cells processed with this process
have efficiencies as high as 12.5% AMO and fill factors of 0.78.
Further process and device development should now be directed toward investigation of
ion implantation and furnace annealing with simultaneous oxidation. As part of this
development, surface recombination should be minimized for both junction and BSF
layers by oxidation. Such an investigation must include characterization of the oxide
doping and dopant redistribution effects on cell performance.
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FIGURE A-1. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
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FIGURE A-2. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
0.1-ohm-cm SILICON
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FIGURE A-3. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
0.1-ohm-cm SILICON
A-3
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FIGURE A-4. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
0.1-ohm-cm SILICON
A-4
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FIGURE A-5. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
0.3-ohm-cm SILICON
A-5
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FIGURE A-6. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
0.3-ohm-cm SILICON
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FIGURE A-7. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
0.3-ohm-cm SILICON
A-7
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FIGURE A-8. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
0.3-ohm-cm SILICON
A-8
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FIGURE A--9. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
0.5-ohm-cm SILICON
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FIGURE A-10. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
0.5-ohm-cm SILICON
A-10
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FIGURE A-11. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
0.5-ohm-cm SILICON
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FIGURE A-12. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
0.5-ohm-cm SILICON
A-12
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FIGURE A-13. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
1.0-ohm-cm SILICON
A-13
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FIGURE A-14. ISOCHRONAL ANNEALING OIL
 ARSENIC IMPLANTED
1.0-ohm-cm SILICON
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FIGURE A-15. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
1.0-ohm-cm SILICON
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FIGURE A-16. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
1.0-ohm-cm SILICON
A-16
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FIGURE A-17. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
10-ohm-cm SILICON
A-17
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FIGURE A-18. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
10-ohm-cm SILICON
A-18
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FIGURE A-19. ISOCHRONAL ANNEALING OF PHOSPHORUS IMPLANTED
10-ohm-cm SILICON
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FIGURE A-20. ISOCHRONAL ANNEALING OF ARSENIC IMPLANTED
10-ohm-cm SILICON
A-20
